Skip to content

I/O Design Optimization Flow for Reliability in Advanced CMOS Nodes with WiCkeD


F. Cacho, A. Gupta, A. Aggarwal, G. Madan, N. Bansal, M. Rizvi, V. Huard, P. Garg, C. Arnaud, R. Delater
C. Roma, A. Ripp, MunEDA

Published in

IRPS 2014, June 2014, Hawaii, USA