Skip to content

PVT & Worst Case Corner Run Analysis of Custom IC & IP

Home » MunEDA Solutions & Applications » PVT & Worst Case Corner Run Analysis of Custom IC & IP

TBD

HLMC Shanghai Huali Microelectronics Corporation at MUGM MunEDA User Group Meeting

“With MunEDA tools SPT and DNO we could successfully migrate and optimize for high gain our designs
from 55nm to 40nm and simultaneously verify for required PVT corner and statistical variation yield analysis.”

Let’s work together on your
next design project

Use MunEDA tools and support to speed up efficiency,
quality and outcome of your next circuit design project