


Circuit & Application

Folded Cascode Operational Amplifier with 22 transistors for which designer selected to allow 44 design parameters to be sized. There were 9 process variation parameters and 4 operating condition parameters. Process technologies used were 180nm, 130nm, 90nm and 65nm.

Problem Formulation and Goals

The original circuit had been produced in 0.18 μ m technology. The devices needed to be resized to be reused for each of the smaller geometry processes (130nm, 90nm and 65nm). The designer's goal was to quickly find a feasible solution with optimal yield.



Main tasks of process migration:

- Meeting sizing rule constraints
- Resizing for design reuse to meet specs
- Yield Optimization for all process variations

Solution using WiCkeD

Based on specifications for each new process technology, the topology was analyzed with the initial sizing as start values. As expected, this resulted in 0% total yield and the circuit was not robust enough for the new process technology. WiCkeD used three steps to size the circuit for each new technology and achieved maximum yield each time.

Step 1 — Feasibility Optimization

Using WiCkeD's topology analysis and automated structure recognition, 190 sizing rules were automatically detected. WiCkeD's Feasibility Optimization aided the designer to match these rules and reach a feasible solution as starting point for the following performance and yield optimization steps.


Step 2 — Nominal Optimization

WiCkeD's DFM Optimization brought all circuit performances to specification in 10 minutes of simulation using a deterministic optimization algorithm. Yield analysis of this performance optimized design showed an 83% increase in yield from the initial design.

Step 3 — Yield Optimization (Design Centering)

Using WiCkeD's Worst-Case Analysis, the designer was able to detect significant differences in robustness of the circuit performances. The partial yields of gain, power and phase margin were low. Using WiCkeD's Yield Optimization functionality, these performances were increased to a level of around 4 sigma. Because of topology specific trade offs, the high partial yielding transit-frequency was decreased to around 4 sigma. The overall total design yield of the circuit for the new process technology was increased to 99.99% (4 sigma). Simulation effort for this task was 16 min.

WiCkeD Results



© Copyright by MunEDA GmbH - All rights reserved. Product information is subject to change without notice. All trademarks and registered trademarks are property of their respective owners.

Corporate Headquarter
MunEDA GmbH
Stefan-George-Ring 29
81929 München, Germany
fon +49-089-930-86-330
fax +49-089-930-86-407
email info@muneda.com
web www.muneda.com



US Office
MunEDA Inc.
1250 Oakmead Pkwy, Ste 210,
Sunnyvale, CA 94085-4037, USA
fon +1-408-501-8858
fax +1-408-501-8859
email info@muneda.com
web www.muneda.com



Distributor Taiwan
Grand Technology Inc.
11F-1 No. 440 Chung Hsiao Rd
Hsin-Chu, Taiwan R.O.C.
fon +886-3-5622675
fax +886-3-5622676
email grandti@ms9.hinet.net
web www.grandti.com.tw



Distributor Korea
DAOU Xilicon Technology Co., Ltd.
4F Daehyun B/D, 273-1, Seohyun-Dong
463-824, Kyunggi-Do, Korea
fon +82-31-789-2800
fax +82-31-705-1199
email support@daouxilicon.com
web www.daouxilicon.com

