

Automatic Flow for Library Cell Optimization with Synopsys HSpice® & MunEDA WiCkeD™



© Copyright by Synopsys Inc. / MunEDA GmbH & Inc., all rights reserved

LEGAL NOTICE

Information contained in this presentation reflects Synopsys' and MunEDA's plans as of the date of this presentation. Such plans are subject to completion and subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order.



© Copyright by Synopsys Inc. / MunEDA GmbH & Inc., all rights reserved




2

Nanometer Yield Limiters

- Functional Yield (DfM)
 - Geometry distortion due to optical aberration
 - Opens and shorts due to defects (catastrophic faults)
- Crosstalk failures (Signal integrity)
 - Coupling of adjacent signals
 - Coupling through power grid and substrate
- Static and dynamic IR drop
- Thermal variation
- Parametric Yield (DFY)
 - Performance degradation due to variability during manufacturing
 - Chip functions but does not meet specifications
- Jitter and phase noise
- Age dependent degradation (Reliability)
 - Electromigration
 - NBTI, HCI, and gate oxide reliability




Parametric Variability will Dominate Yield Loss



Source: IBS Report



Examples of Variations




Litho Variation

Gate Oxide Variation

Source: IBM



Paradox of Increasing Variation



Variations Increase For Each Process Node

Source: Synopsys



MunEDA SYNOPSIS Improve Design Performance and Yield

Variability in Nanometer Technologies

- Higher fractional (%) variability with finer design rules & larger wafers (Table source ITRS)

L	250 nm	180 nm	130 nm	90 nm	65 nm	45 nm
Vt (mV)	450	400	330	300	280	200
σ_{vt} (mV)	21	23	27	28	30	32
σ_{vt}/Vt	4.7%	5.8%	8.2%	9.3%	10.7%	16%

- Lower voltages – less head room
- High speed & RF functions in CMOS
- Pressure to ramp products to volume & early profitability
- Mask costs \$1M at 90nm, \$2M at 65nm

© Copyright by Synopsys Inc. / MunEDA GmbH & Inc., all rights reserved

MunEDA SYNOPSIS Improve Design Performance and Yield


Parametric Variation Components

- Global (inter-die-variations)
 - From chip to chip, across wafer, across lots
 - Influence all devices of a circuit the same way
 - Constant variance
 - For example: t_{ox}
- Local (intra-die-variations)
 - Influence all devices of a circuit differently
 - Variance depends on device area: $\sigma_{local}^2 \propto \frac{1}{W} \cdot L$
 - Increasingly important for digital
 - For example: $\Delta L, v_{fb}$
- Spatial
 - Due to process and thermal gradients
 - Not important for small blocks
- Proximity dependent
 - Mostly systematic

© Copyright by Synopsys Inc. / MunEDA GmbH & Inc., all rights reserved

Variation Components (Fab)

- Fabs differ in equipment, geographic location, and process control policies
- Equipment capability is better in fabs that are constructed later and they have tighter distributions
- Even if the nominal or fast case are aligned between fabs, the spread is different
- Either use larger spreads or change pricing policy and charge a premium for the better fabs




Source: Synopsys



Variation Components (Lot, Wafer)


- Processes drift over time till
 - Parameter reaches SPC limit
 - Equipment is cleaned
 - There is a yield bust
- Latest fabs cost \$2B and have much better monitoring and feedback-feedforward control
- Wafers in a lot tend to have a linear and/or quadratic gradient depending on their position



Source: Synopsys



Variation Components (Wafer)




- Wafer variation comes from fab, lot, wafer processes
- Linear variation is due to materials and gas flow
- Radial variation is due to thermal and spin processes
- Wafer level variation is the sum of wafer, linear, and radial variation
- Affects mainly single-ended circuit performance measures like switching speed, gain, dynamic power etc.

Source: Synopsys



Variation Components (Reticle, Local)




- Reticle variation is due to photo processes
- Local variation comes from totally random microscopic processes. It affects mainly differential circuit performance measures like differential amplifier offset voltage, current mirrors, DACs, etc. Becoming important for digital design (30% of global variation at 130nm).
- Total parametric variation combines wafer, reticle, and local variations

Source: Synopsys



Influence of Process Variations on Digital Cells




Source: Intel



Why Optimize Cell Libraries?

- Cells in the library are the basic building blocks of all ASICs
- Nanometer libraries have from 500 to 5,000 cells
- Library generation and creation is highly automated process
- Any improvement in performance and yield of the library cells has extremely high payoff as it is reflected in all future products that use the library
- Associated costs are amortized across the large numbers of instances of a cell on a given design and across multiple designs



Optimization—An Example Setup

Optimization target

- Power—reduce leakage and dynamic power
 - Given: *Process variations, operating conditions*

Optimization constraints

- Minimal worsening of slew rate and delay
- Minimal increase in active area


Optimization variables



- Length and width of NMOS and PMOS transistors



Synopsys/MunEDA — Automatic ASIC Library Optimization

- Automated optimization for **performance** and **yield** of digital and analog cell libraries
- Minimal and easy user interaction
 - ➡ GUI to set technology/library specific geometric constraints and objectives
 - ➡ Cell optimization controlled by automatically generated customizable Tcl-scripts
- Folds seamlessly into current digital cell layout and characterization flows and uses the same infrastructure/hardware





GUI-Concept of Setup Tool

The screenshot shows the Setup Tool GUI with the following sections:

- Design Parameters:**
 - Transistor lengths: Lower Bound 60 nm, Initial Value 60 nm, Upper Bound 100 nm
 - Transistor widths: Lower Bound -30 %, Initial Value +0 %, Upper Bound +10 %
- Operating Parameters:**

Name	Lower	Initial	Upper
Temp	-40 °	27 °	125 °
Cload	---	10 pF	---
- Specifications/Constraints:**

Performance	Constraint	Lower Specification	Upper Specification
Leakage_Power	---	---	-20 %
Dynamic_Power	---	---	-20 %
Slew_Fall	+++	-5 %	---
Slew_Rise	+++	-5 %	---

© Copyright by Synopsys Inc. / MunEDA GmbH & Inc., all rights reserved

GUI-Concept of Setup Tool


The screenshot shows the Setup Tool GUI with the Technology Intent section expanded:

- Technology Intent:**
 - Default
 - Nominal only
 - Nominal & Monte Carlo
 - My Script 1
 - My Script 2
 - My Script 3

© Copyright by Synopsys Inc. / MunEDA GmbH & Inc., all rights reserved


Results—Histogram & Density Estimate

Example results for 65nm library



Results—NAND-Gate

Example results for 65nm library



Leakage

- Median leakage reduced by 37%
- Standard deviation reduced by 35%

Delay

- Median delay increased by 5%
- Small increase in active area



Results—Summary

Example results for 65nm library

Cell	Transistors	Design Parameters	Yield Improvement
invd2	4	6	+ 9%
buffd4	12	10	+ 10%
nd2d2	8	11	+ 13%
mux2d2	14	26	+ 11%

- Average yield improvement of 11%
 - Yield: Percentage of circuits meeting given specification
- Variability reduction of 25%-35%
- Tradeoff
 - Area increase 10%
 - Delay increase max. 5% (constraint for optimization)



Conclusion

- Considering process variations becomes increasingly important for digital cells
- Time pressure for library qualification requires automated optimization
- Optimization tool a must for tradeoff analysis
- Synopsys/MunEDA library migration flow successfully addresses process variations
- Promising results from first library migration (65 nm)



Contact

Synopsys

Chris Labrecque

v) +1 650.584.5553

c) +1 650.380.6939

e) christopher@synopsys.com

MunEDA

Andreas Ripp

v) +49 89 / 9 30 86-3 35

c) +49 1 72 / 8 64 35 19

e) andreas.ripp@muneda.com

Frank Schenkel


v) +49 89 / 9 30 86-3 36

e) frank.schenkel@muneda.com



Backup Slides

Local Process Variations




- Source:
 - Line edge roughness
 - finite number of dopant atoms
 - gate oxide variation
- Local variations cause a production-induced asymmetry of symmetrically designed devices → Mismatch


Figures from IBM




Trend of Local Variations on Digital Cells



Source: IBM



Trend of Local Variations on Analog Cells




Data: K. Bult (ESSCIRC 2000)



Variation Components (Proximity)

- Properties depend on orientation, proximity to other features, and presence of covering metal or fill pattern
- Important for analog and high performance digital including cell based designs
- *Deterministic systematic variation that can be modeled and/or mask compensated*






Source: Synopsys



Optical Proximity Correction (OPC)

- Corrective modifications to improve process control
 - improve yield (process window)
 - improve device performance

OPC Corrections





Source: Synopsys



Variation Components (Spatial)

- Process, thermal, and stress gradients lead to position dependent variation
- Important for analog (DAC, ADC, PLL, CDR) and clock skew on large digital chips
- Typical value in literature is 1%/mm



7.5% within chip variation

Zuchowski et al (IBM) ICCAD 2004



Design Elements and Variability

		Global	Local
Analog	Single ended	●	Large devices
	Differential	Designed out	●
Standard Cells		●	●
Memory Cell & Sense Amps		●	●

Source: Synopsys

