



# Analysis and Optimization of Mismatch in Analog Designs

## Yield Optimization of Analog Circuits with WiCkeD

### Design Flow:



### WiCkeD Features:



### Example 1

Analysis and optimization of a sense amplifier in 130nm technology. The analysis should especially show the influence of mismatch and temperature.

①

#### Initial yield analysis showed approx. 40% of yield

Often the initial sizing fulfills just the performances at nominal conditions, but



- The design should work at all operating conditions
- The sizing of a design for the full range of operating conditions costs a lot of time.

②

#### Parameter influence analysis

Shows the influence of parameters on the yield.

**Result : Two of the parameters have together more than 78% influence. These are mismatch parameters of the transistors M34 and M35.**



Cap. Sigma (Modif)	715.118 p
Cap. Sigma	721.355 p
ff <sup>2</sup>	0.983

Process Parameter	Abs. Influence	Rel. Influence
X10_XM34_MMDEV10	464.294 p	39.8 %
X10_XM35_MMDEV10	444.25 p	36.4 %
X10_XM37_MMDEV10	177.596 p	5.8 %
X10_XM38_MMDEV10	172.797 p	5.5 %

③

#### Worst case operation analysis

- Performances have different worst case operating conditions
- WiCkeD calculates the worst case operating conditions for every performance and uses them, even if they are between the 'usual' corners.



④

#### Nominal optimization (not shown)


Automatic optimization considering local and global process variations. Also operating conditions can be considered.

⑤

#### Worst case analysis

Calculates the worst case distance (in  $\sigma$ ) and determines the yield for every specification under worst case conditions.


**Result: Even before yield optimization the yield is already > 91%. After yield optimization the yield increased to > 98%.**



### Example 2

(Presented by Carlo Roma at ISQED'05) CMOS bandgap for mobile applications, that showed sometimes irregular behaviour on silicon.

**Status: Lack of robustness, best yield was 48%**



①

**Parametrization** is done in the schematic. For a check the Worst Case Analysis is started (see upper region of the right picture).

②

#### Feasibility optimization (not shown)

Functional constraints are fulfilled after the optimization.

③

#### Nominal optimization

Optimization of  $V_{diff}$ ,  $V_{min}$ ,  $V_{max}$ , etc. with all constraints remaining fulfilled. Also the individual worst case conditions of every specification are applied.

**Result: Specifications are now fulfilled for nominal process and operating conditions. The total yield is around 70%.**

④

#### Mismatch analysis

This analysis shows the mismatch pairs with influence on the specifications (see picture).

⑤

#### Yield optimization

WiCkeD automatically determines the worst-case operating and process conditions for each performance and optimizes the yield.

**Result: Parametric yield is now above 81%!**

⑥

#### Topology change

The new topology resulted in a **total parametric yield above 93%!**

Spec	Upper	Lower	Mean	Stdev	Yield
Vdiff	10.000 mV	10.000 mV	10.000 mV	0.000 mV	100.000 %
Vmin	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vmax	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vdiff	10.000 mV	10.000 mV	10.000 mV	0.000 mV	100.000 %
Vmin	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vmax	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vdiff	10.000 mV	10.000 mV	10.000 mV	0.000 mV	100.000 %
Vmin	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vmax	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %

Spec	Upper	Lower	Mean	Stdev	Yield
Vdiff	10.000 mV	10.000 mV	10.000 mV	0.000 mV	100.000 %
Vmin	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vmax	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vdiff	10.000 mV	10.000 mV	10.000 mV	0.000 mV	100.000 %
Vmin	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vmax	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vdiff	10.000 mV	10.000 mV	10.000 mV	0.000 mV	100.000 %
Vmin	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %
Vmax	100.000 mV	100.000 mV	100.000 mV	0.000 mV	100.000 %

### Customer statement

This analysis has been useful to demonstrate that the yield loss for the first topology was due to mismatch components, due to the need to generate constant differences and ratios of currents with transistor pairs. The yield has been increased reducing the relevant mismatch pairs after design centering with WiCkeD.



STMicroelectronics, Agrate & Palermo, Italy  
Carlo Roma, Pierluigi Daglio, Michele LaPlaca,  
Guido De Sandre, Marco Pasotti, Marco Poles  
<http://www.st.com>



MunEDA GmbH, Munich, Germany  
Michael Pronath, Matthias Sylvester  
<http://www.muneda.com>