Design for Manufacturability & Design for Yield
HomeProductsApplication AreasE-LearningCustomersPartnersNewsEventsUser Group MeetingsCompanyContact & DistributorsWebEx
Schematic Porting Tools »

Nominal Circuit Analysis Tools »

Nominal Circuit Optimization Tools »

Statistical Circuit Analysis Tools »

Statistical Circuit Optimization Tools »

IP Porting Solutions »

Circuit Model Generation Tools »

Simulation & Designframework Interfaces »

List & Configure all Tools »

Download Product Sheet »
MTB - Multi-Testbench Environment

The Multi-Testbench Environment enables the usage of multiple netlists resp. Analog Artists states from the Cadence® Design Framework in WiCkeDTM.

Overview

Feature Examples contain:

  • Usage of multiple netlists, e.g. different testbenches or same netlists with different library corners
  • Matching of physically identical instances, including mismatch
  • Defining matching properties (matching of design parameters)
  • Several analysis of the same type are possible, e.g. three different transient simulations