Design for Manufacturability & Design for Yield
HomeProductsApplication AreasE-LearningCustomersPartnersNewsEventsUser Group MeetingsCompanyContact & DistributorsWebEx
Schematic Porting Tools »
Schematic Porting Tool (new) - SPT

Nominal Circuit Analysis Tools »
Basic & Sensitivity Analysis - BAS
Constraint Editor - CED
Nominal Diagnosis - NOD
Parameter Screening - SCG
Worst Case Operation - WCO

Nominal Circuit Optimization Tools »
Feasibility Optimization - FEA
Determ. Nominal Optimization - DNO
Global Nominal Optimization - GNO

Statistical Circuit Analysis Tools »
Worst Case Analysis - WCA
Worst Case Diagnosis - WCD
Monte Carlo Analysis - MCA
Mismatch Analysis - MMA

Statistical Circuit Optimization Tools »
Yield Optimization - YOP

IP Porting Solutions »

Circuit Model Generation Tools »
Response Surface Modeling - RSM

Simulation & Designframework Interfaces »
Scripting Interface - SCR
Simulator-Framework-Interface - SFI
Multi-Testbench Environment - MTB

List & Configure all Tools »

Download Product Sheet »
MMA - Deterministic Mismatch Analysis

MMA identifies and analyses mismatch-relevant transistor pairs on selected circuit performances. The variance of these local variations will be analyzed based on dependencies of device pair geometries.
Overview Deterministic Mismatch Analysis Workflow
Overview

Feature Examples contain:
  • Mismatch pair detection
  • Analysis of matching constraints
  • Local process variations influence
  • Information for yield optimization
  • Fast deterministic algorithms
  • Performances by mismatch effects
Last Update: Saturday, February 4th, 2012 Home | Disclaimer | Sitemap © Copyright MunEDA GmbH, www.muneda.com