Design for Manufacturability & Design for Yield
HomeProductsApplication AreasE-LearningCustomersPartnersNewsEventsUser Group MeetingsCompanyContact & DistributorsWebEx
Schematic Porting Tools »

Nominal Circuit Analysis Tools »

Nominal Circuit Optimization Tools »

Statistical Circuit Analysis Tools »

Statistical Circuit Optimization Tools »

IP Porting Solutions »

Circuit Model Generation Tools »

Simulation & Designframework Interfaces »

List & Configure all Tools »

Download Product Sheet »
CED - Constraint Editor

The Constraint Editor generates a complete constraint and parameter setup for the circuit analysis and optimization process. Therefore, the Constraint Editor retrieves data from the design environment e.g. directly from the schematic editor or from a netlist.

Overview

It provides a convenient graphical user interface for completing the settings. The Constraint Editor also manages the connection of WiCkeDTM to the SPICE simulators and handles the back annotation of data from WiCkeDTM to the design environment, schematic and/or netlist.