Design for Manufacturability & Design for Yield
HomeProductsApplicationsE-LearningCustomersPartnersNewsEventsMUGM-MTF-MTSCompanyContact & DistributorsWebEx
Events »
All | ANALOG | ASP-DAC | CICC | DAC | DATE | edaForum | edaWorkshop | EDS-Fair | EKOMPASS | MEDEA | MUGM | MTF | MTS | ZuE | ZuD
MEDEA+ DAC 2008 MEDEA+ DAC 2008
MEDEA+ Design Automation Conference
May 26th - 28th, 2008
Leuven, Belgium
Meet MunEDA at MEDEA+ DAC 2008 in Leuven (IMEC)
MEDEA+ Forum 2007 MEDEA+ Forum 2007
MEDEA+ Annual Forum
November 26th - 27th, 2007
Budapest, Hungary
Meet MunEDA at MEDEA+ Forum 2007 in Budapest
MEDEA+ DAC 2007 MEDEA+ DAC 2007
MEDEA+ Design Automation Conference
May 22nd - 24th, 2007
Grenoble, France
Meet MunEDA at MEDEA+ DAC 2007 in Grenoble
MEDEA+ Forum 2006 MEDEA+ Forum 2006
MEDEA+ Annual Forum
November 28th - 29th, 2006
Monaco, Monaco
Meet MunEDA at MEDEA+ Forum 2006 in Monaco
MEDEA+ DAC 2006 MEDEA+ DAC 2006
MEDEA+ Design Automation Conference
May 30th - June 1st, 2006
Prien, Germany
Meet MunEDA at MEDEA+ DAC 2006 in Prien
  • Session Requirements from Manufacturing Point of View - Wednesday May 31, 2006, 10:15 am
    Irmtraud Rugen-Herzig, Infineon, Germany (Chair);
    Challenges of deep sub-micron design - Juergen Koehl, IBM Systems and Technology Group, Germany;
    Design for Yield Concepts for Analogue and Mixed-Signal Circuits - Michael Pronath, MunEDA, Germany;
    Process variations and statistical modelling on gate-level - Harald Kinzelbach, Infineon, Germany
  • Session Success Stories - Wednesday May 31, 2006, 03:45 pm
    Annette Reutter, Bosch, Germany (Chair);
    SpeAC - Walter Hartong, Patrick Berrer, Cadence, Germany;
    ANASTASIA+ - Andreas Ripp, MunEDA, Germany;
    MESDIE - Harald Weller, Bosch, Germany;
    ASDESE - Wolfgang Stadler, Infineon, Germany
MEDEA+ DAC 2005 MEDEA+ DAC 2005
MEDEA+ Design Automation Conference
May 24th - 26th, 2005
Château des Mesnuls, France
Meet MunEDA at MEDEA+ DAC 2005 in Château des Mesnuls
  • Session - Panel on DFM Design for Manufacturability - Tuesday May 24, 2005, 3:30 pm
    Joseph Borel, J.B - R&D, France (Chair);
    A. B. Kahng, UCSD VLSI CAD Lab, University of Michigan, USA;
    Philippe Magarshack, ST Microelectronics, France;
    Paul Simon, Philips Semiconductor, The Netherlands;
    Bernd Lemaitre, Infineon Technologies, Germany;
    Andreas Ripp, MunEDA, Germany
  • Session - Mixed D/A - Wednesday May 25, 2005, 10:30 am
    Ralf Sommer, Infineon Technologies, Germany (Chair);
    Prof. Erich Barke, University of Hannover, Germany;
    Karsten Einwich, Fraunhofer Institute Integrated Circuits, Germany;
    Michael Pronath, MunEDA, Germany