Design for Manufacturability & Design for Yield
HomeProductsApplicationsE-LearningCustomersPartnersNewsEventsMUGM-MTF-MTSCompanyContact & Distributors
Customers »

Applications »
Publications

All | 2010 | 2009 | 2008 | 2007 | 2006 | 2005 | 2004 | 2003 | 2002 | 2001 | 2000 | Older
M. Pronath, H. Gräb, K. Antreich, Technical University Munich, Germany
On Parametric Test Design for Analog Integrated Circuits considering Error in Measurement and Stimulus
Modeling, Simulation and Optimization of Integrated Circuits 2001, November 2001, Oberwolfach, Germany

Download Document: [Link]
S. Zizala, J. Eckmüller, Infineon Technologies, Munich
K. Antreich, H. Gräb, Technical University of Munich
The sizing rules method for analog integrated circuit design
ICCAD 2001, November 2001, San Jose, CA, USA
Download Document: PDF
F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Gräb, K. Antreich, Technical University Munich, Germany
Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search
DAC 2001, June 2001, Las Vegas, NV, USA

Download Document: [Link]
M. Pronath, H. Gräb, K. Antreich, Technical University Munich, Germany
Estimation of the Influence of Test Stimulus Precision on Test Quality for Parametric Faults in Analog Integrated Circuits
IEEE Mixed Signal Test Workshop 2001, June 2001, Atlanta, GA, USA
Download Document: PDF
F. Schenkel, M. Pronath, H. Gräb, K. Antreich, Technical University Munich, Germany
A Fast Method for Identifying Matching-Relevant Transistor Pairs
CICC 2001, May 2001, San Diego, CA,USA

Download Document: [Link]
V. Glöckel, M. Pronath, H. Gräb, Technical University Munich, Germany
Deterministischer parametrischer Testentwurf für analoge integrierte Schaltungen mit Testbeobachtungen unter Anwendung von Ergebnissen aus dem Toleranzentwurf
ITG/GI-Workshop 2001, February 2001, Miesbach, Germany
Download Document: PDF